The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
From: "Bob Axtell"
Subject: Re: UART Design , HELPPPP
X-Newsreader: Microsoft Outlook Express 6.00.2800.1106
NNTP-Posting-Date: Sat, 28 Sep 2002 00:46:21 CDT
Organization: Giganews.Com - Premium News Outsourcing
X-Abuse-and-DMCA-Info: Please be sure to forward a copy of ALL headers
X-Abuse-and-DMCA-Info: Otherwise we will be unable to process your complaint properly
Date: Sat, 28 Sep 2002 05:46:21 GMT
The FIFO allows the software driver to get many bytes at one pass of its
software interrupt. Its strictly a means of reducing software overhead. If
the speed of the uart is very slow (300-1200 baud) almost any processor can
keep up. Without this feature, speeds are seriously limited.
Just my opinion, an FPGA is overkill. Why not use a uart chip? Is this a
"Starrie999" wrote in message
> HI all,
> I am now in the process of designing an 8 bit uart for study purposes .
> some standard designs that I found in some university websites and other
> free designs they have used a FIFO , and in some other designs they
> used a FIFO. They say since we are implementing it in an FPGA we dont need
> What is the logic behind this? Also why do we need a FIFO in a UART.
> Thanks in advance.
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup