The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
From: firstname.lastname@example.org (Hernan Sanchez)
Subject: Re: DSO trigger design
Date: 30 Sep 2002 11:27:12 -0700
NNTP-Posting-Date: 30 Sep 2002 18:27:12 GMT
John Seney wrote in message news:...
> In article ,
> email@example.com (Hernan Sanchez) wrote:
> > Hi.
> > I want to design a trigger for a DSO, I have a TV-H, TV-V trigger made
> > with an LM1881, but I want to design an analog part (slope and
> > compare). Does anyone have any ideas or points about how to do it ?
> > Thanks
> > Hernán Sánchez
> Points to Consider:
> Will the next sample taken after the trigger be "T0" or are
> you going to try to resolve trigger time to a finer granularity
> and assign time to all values (interpolated and actual samples)
> after the trigger?
> What is your Trigger BW specification goal?
> What is your Trigger Jitter specification goal?
> Scope FAQ at http://www.qsl.net/wd1v
The basic idea is to try to sample a signal at the same point (another
time, but same level and slope) like all analog scopes do it. The BW
of the signal to be sampled will be 20MHz, so I think a 4MHz Trigger
will be enough for my needs (5 samples/cycle at 20MHz).
I want to know how can I design a slope detector (maybe an OA with a C
at the input) and a level detector (a comparator using an OA) or what
is the common way to design this type of circuits or maybe some kind
of design ideas to obtain the synchronisation of samples each cycle.
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup