The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
From: Chris Carlen
User-Agent: Mozilla/5.0 (X11; U; Linux i686; en-US; rv:1.0.1) Gecko/20020826
X-Accept-Language: en-us, en
Subject: Re: Flyback ringing examined further
Date: Sun, 20 Oct 2002 03:28:09 GMT
NNTP-Posting-Date: Sat, 19 Oct 2002 20:28:09 PDT
> If ringing is inevitable why not add some additional
> capacitance (as is done in TV flyback circuits) to
> make the ringing period something like 2X the gate
> drive frequency. This will be a "tuned" flyback but
> at least you could put the "ringing" in a place where its
> useful. This should stop the squiggles since you will turn
> the FET on at precisely the correct time that the squiggle
> tries to go postive for the 1st time.
Yeah, but what will happen when the load changes and the PWM controller
changes the duty cycle? I think that for a constant load condition,
with constant duty cycle drive, this could be done, but not with a
closed loop SMPS.
Please correct me if I'm missing something.
Christopher R. Carlen
Suse 7.3 Linux 2.4.10
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup