The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
Subject: Help with 1394a design with TI TSB43AA82A
X-Newsreader: Microsoft Outlook Express 6.00.2600.0000
Date: Wed, 23 Oct 2002 18:11:18 GMT
NNTP-Posting-Date: Wed, 23 Oct 2002 14:11:18 EDT
Organization: Cox Communications
I am designing a PCB that will use 1394a (Firewire) communication for high
speed data transfer to a host (PC) port. The TI device (TSB43AA82A)
(hereafter "Device") is an integrated Link/PHY device and can be interfaced
to a MCU. My PCB will be a peripheral device. The datasheet is located at
I am having trouble understanding the handshaking between the MCU and the
Device. The handshaking timing diagram for the parallel mode of operation
is given in Figure 10-1 and the timing data for the figure is Table 10-1.
There is essentially no narrative describing the figure and the table and
frankly I am having trouble making sense of it. If anyone is familiar with
this device or thinks they know how to interpret it, I would appreciate
hearing from them. I have attempted to get technical help from TI but since
I am not Sony, or Cannon, or some giant firm, they won't give me the time of
day. TI even hinted that they don't give out complete data because they
want to support (i.e. get money from ) customers!
My problem is clearly understanding exactly when address and data are
acquired in Figure 10-1 with respect to XWR/XRD. Does a READ occur on the
falling edge of XRD/XWR? At least then the address is valid, but the read
data might not be available for 160ns (see table trd_da) - does that make
sense? Or does it take place on the rising edge of XRD/XWR? At least then
the read data is present, but there is no daddress data at that time!
Likewise - when does a write occur?
Maybe the addressing and read/write protocol is common and assumes knowledge
of which I am unaware, but I don't get it.
If someone has experience/knowledge of this device - I would appreciate a
narrative explaining how to interpret this diagram.
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup