The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
Subject: Re: RS422 & synchronous transmission
X-Newsreader: Forte Free Agent 1.21/32.243
X-Original-Trace: 1 Nov 2002 13:23:56 +1000, 18.104.22.168
Date: Fri, 01 Nov 2002 02:24:01 GMT
NNTP-Posting-Date: Fri, 01 Nov 2002 13:24:01 EST
Organization: Comindico Australia - reports relating to abuse should be sent to email@example.com
On Tue, 29 Oct 2002 23:58:41 -0800, "Jeroen" wrote:
>"Jim Backus" wrote in message
>> Any serial comms experts out there able to answer this:
>> I'm thinking about synchronous NRZ data with an accompanying 1 x
>> Similarly looking at the receive data, should the space to mark
>> transition of the clock be spaced half a bit period into each bit?
>Data needs to be stable before you can clock it into a D-flipflop. So it's
>better that the clock comes a bit later than the data, half a bit space
>would be ok.
I agree. But what if the data is asynchronous - i.e.. it can stop & start at
any time period - how does one then sync the clock to the data & still get the
half-bit delay between the clock signal & data
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup