The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
From: Tony Williams
Subject: Re: Amplifying stage with *negative* Voltage gain??
Date: Wed, 04 Dec 2002 11:47:29 +0000 (GMT)
NNTP-Posting-Date: Wed, 4 Dec 2002 11:48:59 +0000 (UTC)
User-Agent: Pluto/1.14i (RISC-OS/3.60)
In article <email@example.com>,
Paul Burridge wrote:
> I've just put together a single-stage buffer amp for an oscillator
> stage. It's in emitter follower configuration. The input signal is 8v
> p--p; the output, OTOH, is only 2v p-p! The signal frequency is
> 3.57mhz and the active device I'm using for the buffer (a BC337) is
> supposed to be good for 150mhz. So where are all me volts going? I'd
> expect to get 99% of 8v out. The general formula for V gain in C/E
> amps is RE/RE+re so typically comes out at just under 1. The 8v signal
> is present on the base pin; only 2v sig out on the emitter pin.
Just wondering if you have a capacitive load, and an
emitter resistor that has too high a value to drive
that load..... ie, slew-rate limiting. I think that
would be confirmed if you have an average dc output
level that is higher than the average dc input.
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup