The Cyber-Spy.Com Usenet Archive Feeds Directly
From The Open And Publicly Available Newsgroup
This Group And Thousands Of Others Are Available
On Most IS NNTP News Servers On Port 119.
Cyber-Spy.Com Is NOT Responsible For Any Topic,
Opinions Or Content Posted To This Or Any Other
Newsgroup. This Web Archive Of The Newsgroup And
Posts Are For Informational Purposes Only.
From: firstname.lastname@example.org (Ian Smith)
Subject: Re: Help needed - H-bridge, ClassD output stage IC
Date: 20 Jan 2003 01:59:21 -0800
References: <email@example.com> <firstname.lastname@example.org> <email@example.com>
NNTP-Posting-Date: 20 Jan 2003 09:59:21 GMT
firstname.lastname@example.org (David) wrote in message news:<email@example.com>...
> Thanks a lot for the STMicroelectronics chip information. It looks a
> lot more easier to use than the TI one. However, the only thing they
> say about the switching frequency is on page 4 of the datasheet:
> Input pulse width = 50% Duty;
> Switching Frequency = 384Khz;
> No LC filters;
LC filters are essential. Have a look at the following web site for
the same chip under a different name DDX-2060. There's a lot more help
and a cheapish eval board:
> 80 mA
> Does this mean that the highest switching frequency is 384khz? The
> modulator's highest frequency is at 50% duty obviously, but they are
> not explicit saying that this is the fastest switching frequency the
> chip can work at.
You can run the chip however you like, but the critical issue for you
I guess is the output rise/fall time.
> My modulator is of 7th order with an oversampling ration of 64. This
> gives a 2.8Mhz PRF but there is a technique called 'bit-flipping' used
> to reduce it without adding too much noise.
Go Back To The Cyber-Spy.Com
Usenet Web Archive Index Of
The sci.electronics.design Newsgroup